Abstract-We demonstrate InGaAs tri-gate MOSFETs with an on-current of I ON = 650 µA/µm at V DD = 0.5 V and I OFF = 100 nA/µm, enabled by an inverse subthreshold slope of SS = 66 mV/decade and transconductance of g m = 3 mS/µm, a Qfactor of 45. This is the highest reported I ON for both Si-based and III-V MOSFETs. These results continue to push III-V MOSFET experimental performance towards its theoretical limit. We find an improvement in SS from 81 to 75 mV/dec. as the effective oxide thickness (EOT) is scaled down from 1.4 to 1 nm, as well as improvements in SS, g d and DIBL from reducing the nanowire width. We also find that electron mobility remains constant as the width is scaled to 18 nm.
I. INTRODUCTION
An important path for reducing the power density in CMOS technology has been to lower the supply voltage V DD . To maintain sufficient drive current, innovations are required, such as strained channels, novel channel materials and 3D device architectures [1] - [14] . For this purpose, high indium In x Ga 1-x As is an attractive channel material due to its excellent electron transport properties, i.e. high electron mobility µ e and long mean free path λ [6] . While the relatively low DOS of indium-rich In x Ga 1-x As is predicted to limit I DS in highly scaled devices, compared to competing technologies such as Si and Ge, this may be offset by the gain from the long λ and high µ e of In x Ga 1-x As [15] . Since this technology likely will be implemented in a 3D channel architecture, such as FinFETs or NWFETs, a further question concerns the dependence of λ on the channel dimensions, i.e. the influence of surface roughness on device performance.
In this work, we demonstrate tri-gate MOSFETs utilizing an In0.85Ga0.15As nanowire (NW) as the channel. By gate oxide scaling, improvements of the surface passivation process and optimization of device dimensions, we achieve a drive current of I ON = 650 µA/µm at V DD = 0.5 V and I OFF = 100 nA/µm. This is a record value for both III-V and Si MOSFETs. We also show that, as the NW width, W NW , is scaled down, electrostatic properties significantly improve, while g m and λ do not degrade. These results continue to push the limits, as well as explore the potential, of III-V FETs.
II. DEVICE FABRICATION
The process flow and schematic images of the device are shown in Fig. 1(a)-(f) . The nanowires are formed by selective area growth, using hydrogen silsesquioxane (HSQ) as the MOCVD growth mask, as described elsewhere [4] . Each device consists of a single NW. The composition of the NW is In 0.85 Ga 0.15 As, as determined by optical characterization [15] . Fig. 1(g) shows an SEM image of an NW with W NW = 90 nm, with the {110} sidewall facets denoted [15] . The inset of Fig. 1(h) Fig. 1(i) ]. 
III. RESULTS
Minimum SS versus L G is shown for W NW = 25 nm and W NW = 90 nm devices at V DS = 0.05 and 0.5 V (Fig. 7) . The reduced W NW offers improved resilience against short channel effects (SCEs), but at L G = 25 nm, SS is degraded (110 mV/decade) even at W NW = 25 nm. Minimum SS versus W NW is shown in Fig. 8 for L G = 75 nm devices at V DS = 0.5 V. Average minimum SS improves from approximately 95 mV/dec. for W NW > 90 nm to SS < 70 mV/dec. for W NW < 30 nm due to enhanced electrostatic control. The lowest SS of a device at this bias is 64 mV/dec. The theoretical values indicate SS obtained from a solution of Laplace's equation modeling the full 3D structure of the nanowire using COMSOL. To improve performance at short L G , W NW must be further reduced. Scaling of H NW will improve SS but reduce the aspect ratio (AR), which is undesirable. Moreover, the implementation of a wider band gap back-barrier, such as InAlAs or a BOX layer, is also expected to improve resilience to SCEs. I ON at V DD = 0.5 V and I OFF = 100 nA/µm is shown in Fig.  15 versus both W NW and L G (inset). I ON increases from 200 to 650 µA/µm as W NW goes from 1 um (planar) to 25 nm, due to the simultaneous improvements of SS (100 to 66 mV/dec.) and g m (1.1 to 3 mS/µm). I ON peaks at L G = 75 nm, which is explained by the degraded SS (Fig. 7) and that g m only improves slightly (Fig. 14) for shorter L G .
These devices exhibit quantized conductance at 10 K due to subband splitting in a 1D channel (inset of Fig. 16 ). From the conductance steps, the transmission is obtained. The device in Fig. 3 shows a transmission of T = 0.67, which indicates quasi-ballistic transport. Fig. 16 shows electron mobility µ e and λ for NWs with W NW = 18 -32 nm calculated from quantized conductance. To obtain µ e , we use the Einstein relation and a correction factor of 1.6 to account for degeneracy [15] . We note that this method is not strongly influenced by D it . No dependency versus W NW is observed, which correlates with g m versus W NW with W NW < 35 nm, explained by small surface scattering. Since g m is temperature-independent, the same is true for µ e .
A benchmark of the I ON (at V DD = 0.5 V and I OFF = 100 nA/µm) for state-of-the-art III-V planar and non-planar MOSFETs is shown in Fig. 17 . The value of 650 µA/µm presented in this work is the record value of both categories. The same is true for the quality factor Q = g m /SS, which is 45 in this work (Fig. 18) . Fig. 19 compares I ON at V DD = 0.5 V and I OFF = 100 nA/µm for various technologies. I DS,surface is I ON normalized to the gated channel periphery, while I DS,chip is normalized to the chip surface width including the specified pitch size. I ON,chip in our devices is lower than that of 14 nm FinFET (570 compared to 650 µA/µm for a pitch of 42 nm), which demonstrates the importance of high AR in 3D channels, but we observe a two-fold increase in I ON,surface over 14 nm FinFET technology, which is due primarily to the high µ e of In x Ga 1-x As [16] .
IV. CONCLUSION
We have demonstrated In x Ga 1-x As tri-gate MOSFETs with a record on-current of 650 µA/µm at V DD = 0.5 V and I ON = 100 nA/µm, SS = 66 mV/decade and g m = 3.0 mS/µm. From data versus NW width, we observed improvements in SS, DIBL and g d for scaled down NWs. Furthermore, we observed improvements both from oxide scaling the surface passivation process. From low-temperature measurements we obtain µ e and λ, which remain high, 2750 cm [10]
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